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A Si capping layer on a SiGe channel is essential to improve the 
interface properties between the SiGe channel and the gate insulator. Thus, 
devices with a Si capping layer should be analyzed to understand their electrical 
characteristics. In this thesis, a strained Si/SiGe heterojunction TFET is 
investigated via capacitance–voltage measurements, which are rapid and non-
destructive. The C–V analysis method in a strained Si/SiGe heterojunction TFET 
is improved through TCAD simulations. Through a C–V analysis, important 
parameters pertaining to devices, such as the layer thicknesses and threshold 
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 Many researchers have studied the tunnel field-effect transistor 
(TFET), which has a low sub threshold swing (SS) and small leakage current, 
unlike metal-oxide semiconductor field-effect transistors (MOSFETs). 
However, TFETs have the disadvantage of a low on-current value due to the 
high tunneling resistance (Fig. 1.1). To improve the current characteristics of 
TFETs, a SiGe channel is used because it has a narrow band gap compared to 
that with Si. Thus, the on-current can be increased and SS can be lowered. 
However, SiGe devices have the critical issue of poor interface properties 
between the SiGe channel and the gate insulator owing to the high interface 




technologies have not yet been established. Therefore, a Si capping layer is 
inserted between the SiGe channel and gate insulator to reduce the trap density. 
When a thick Si capping layer is grown, improved current properties 
arising from the narrow band gap cannot be obtained because tunneling occurs 
near the surface. Therefore, a thin Si capping layer should be grown on the 
SiGe channel. After forming a thin Si capping layer, layer information related 
to the Si capping layer must be analyzed to understand the device 
characteristics. The layer information can be obtained through transmission 
electron microscopy (TEM) and secondary ion mass spectroscopy (SIMS). 
However, these techniques are destructive and slow. Therefore, a non-
destructive and rapid technique by which the layer information can be 




characterization is widely used because it is rapid and nondestructive. 
Previous works have addressed the Si/SiGe heterojunction capacitance of 
metal-oxide-semiconductor (MOS) capacitors. We extend the C–V 
characterization technique to TFETs with the charge centroid effect. 
In this thesis, the Si/SiGe heterojunction capacitances of TFETs with 
n-type substrates are investigated by means of C–V characterization 
techniques. In addition, the charge centroid effect is added to extract accurate 
parameters. The thickness of the Si capping layer and the threshold voltages 
are extracted by analyzing the C–V data. The extracted parameters are then 



















2. Structure of SiGe Tunnel Field Effect 
Transistor with Si Capping Layer 
 
 
2.1. Device Configuration 
In previous studies, the C–V characterization of MOS capacitors was 
done to verify the thickness of the Si capping layer. To extract accurate 
parameters, the charge centroid effect, which considers the mismatch between 
the charge centroid and the physical interface, should be applied. In this thesis, 
a TFET with an n-type substrate is used in a simulation (Fig. 2.1).  
In order to investigate the C–V characteristics of the TFET with the n-
type substrate, a Sentaurus™ TCAD simulation system from Synopsys Inc. 




and the gate work function for the TFET with the n-type substrate is set to 
4.05 eV. In addition, the thicknesses of the SiGe channel, Si substrate, and 
oxide are 10 nm, 100 nm, and 10 nm, respectively. Three thicknesses of the Si 
capping layer are used: 1 nm, 3 nm, and 5 nm. The doping concentrations of 
the source, channel, and drain are 1×1020, 1×1015, and 1×1020, respectively. 
The dopant of the source is boron, while the dopant of the channel and drain 
are phosphorous. The Ge mole fraction of the SiGe channel is 30%. The 
frequency of the AC gate voltage is 100 Hz to analyze the low-frequency C–V 








Fig. 2.1 Structure of the proposed SFST. 
Table 2.1 Parameters used in the simulation. 
Parameters Value 
Body thickness 10 nm 
Channel length 1000 nm 
Body doping concentration 1015 cm-3 
S/D doping concentration 1020 cm-3 
Gate oxide thickness 10 nm 










The low-frequency C–V curve from the TFET with the n-type substrate 
is extracted through a TCAD simulation. When the thicknesses of the Si 
capping layer are 3 nm and 5 nm, hump phenomena arise in the low frequency 
C–V curve in Fig. 3.1. Due to the valence band offset in the Si and SiGe 
energy band, there is a potential barrier at the interface between the Si capping 
layer and the SiGe channel in Fig 3.2. Therefore, the inversion is divided into 
two parts. First, the SiGe channel is inverted. Next, holes accumulate in the Si 




nm Si capping layer, a hump arises due to the valence band offset. However, 
such a hump is not readily observed in the C–V curve. In order to understand 
the hump phenomenon in the device with the 1 nm Si capping layers and to 
analyze this quantitatively in all cases, parameter extraction from the C–V 
curve must be done. 
In this chapter, how the thickness of Si capping layer is extracted from 
C-V characteristics is investigated. The apparent carrier concentration and the 
threshold voltage can be calculated from C-V characteristics. From these data, 








Fig. 3.1. C–V curve of TFET with n-type substrate with different thickness of 





Fig. 3.2. Band diagram of TFET with n-type substrate when the thickness of Si 






3.2. Apparent Carrier Concentration 
Napp, the apparent carrier concentration, takes into account the 
contributions from all types of electrically active carriers, including both fixed 
and mobile charges. The Napp–VG curve can be calculated from the C–V value. 
 
The absolute value of the apparent carrier concentration is plotted as a 
function of the gate voltage in Fig 3.3. The two type of threshold voltage can 








3.3. Two Type of Threshold Voltage 
The threshold voltage can be extracted from the Napp–VG curve. VSiGe 
and VSi denote the threshold voltages of the SiGe channel and the Si capping 
layer, respectively. At VSiGe, the sign of the apparent carrier concentration is 
reversed because the inversion of the channel starts. Moreover,  VSi, which is 
the voltage of the Si capping layer inversion, can be extracted from the local 
maximum in the inversion region. VSiGe and VSi for a 5 nm Si capping layer 
are −0.50 V and −1.60 V, respectively. Correspondingly, VSiGe and VSi with 3 









Fig. 3.3. Napp–VG curve of TFET with 5 nm Si capping layer.  
 
 





Fig. 3.5. Napp–VG curve of TFET with 1 nm Si capping layer. 
 
 
3.4. Approximate the Thickness of Si Capping Layer 
with C-V characteristics 
To determine the approximate thickness of the Si capping layer, the 
Napp–xcharge curve should be plotted. The depletion width, xcharge, can be 
calculated by . 




function of the depletion width in Fig 3.6. In the inversion region, there are 
three peaks (from the left to right) corresponding to: 
(a) the accumulation of holes at the interface between the SiO2 and the Si 
capping layer, (b) the accumulation of holes at the interface between the Si 
capping layer and the SiGe channel, and (c) the maximum depletion depth. 
The thickness of the Si capping layer can be extracted from the second 
peak because the second peak refers to the inversion at the interface between 
the Si capping layer and the SiGe channel. From the Napp–xcharge curve, the 
approximate thickness of the 5 nm Si capping layer is 7.25 nm. Similarly, the 
approximate thicknesses of the 3 nm and 1 nm Si capping layer are 4.21 nm 
and 1.56 nm, respectively (Fig. 3.7, Fig. 3.8). These results indicate that the 





Fig. 3.6. Napp–VG curve of TFET with 5 nm Si capping layer. 
 















4. Modify the Thickness of Si Capping Layer 




There is a difference in the hole inversion distributions between a TFET 
and a MOS capacitor due to the source/drain region. While the hole 
distribution of a TFET with an n-type substrate is non-uniform in a direction 
lateral to the channel, the hole distribution of the MOS capacitance is uniform 
in an inversion state (Fig. 4.1). In a TFET with an n-type substrate, a p-type 
drain makes the hole supply more efficient. Therefore, a hole inversion state 
can more easily arise near the drain. Thus, at the interface between the SiGe 




density as the distance from the drain narrows. On the other hand, the hole 
density on the source side is lower owing to the n-type source. For this reason, 













Fig. 4.1. Hole distribution of TFET with 100 nm channel in lateral direction 




4.2. Hole Centroid in the Si Capping Layer 
Given that the centroid of the hole distribution during the inversion and 
accumulation states does not appear precisely at the physical interface, the 




approximation. Because it is difficult to calculate the centroid through a 
simple method, the peak of the carrier density (centroid) is calculated using a 
simulation tool. The definition of the centroid is as follows: 
 
Because the centroid of the hole distribution is a function of the gate 
voltage, it can be calculated at each gate voltage and the corresponding xav–VG 
curve can be plotted, as shown in Fig. 4.2. The centroid at VSi is necessary 
because the approximate thickness of the Si capping layer is extracted when 
the gate voltage is VSi. The centroid of the hole distribution can be identified 




of the 5 nm, 3 nm, and 1 nm Si capping layers at VSiGe are 2.05 nm, 1.04 nm, 
and 0.49 nm. 
 






4.3. Modified Thickness of Si Capping Layer 
By subtracting the approximate thickness of the Si capping layer and the 
centroid at VTS, the modified thickness of the Si capping layer is calculated. 
In this case, the modified thicknesses of 5 nm, 3 nm, and 1 nm Si capping 
layer are 5.20 nm, 3.17 nm, and 1.07 nm in Table 4.1. Table II presents a 
summary of the data results in this work. Later, we will apply these results to 










Table 4.1 Parameters used in the simulation. 
Parameters 5 nm 3 nm 1 nm 
VSiGe (V) -0.50 -0.50 -0.50 
VSi (V) -1.60 -2.00 -3.60 
Approx. Thick. (nm) 7.25 4.21 1.56 
Centroid (nm) 2.05 1.04 0.49 













In this thesis, we investigated the C–V characteristics of a Si/SiGe 
heterojunction of a TFET with an n-type substrate to determine the thickness 
of the Si capping layer. Based on TCAD simulation results, we could identify 
the hump in the C–V curve which originates from the offset of the Si/SiGe 
interface. Through a calculation, we could extract the threshold voltage and 
approximate thickness of the Si capping layer from the Napp–VG and Napp–xd 
curve which differs from the C–V curve. In addition, we could determine the 







[1] C. Sandow, J. Knoch, C. Urban, Q.-T. Zhao, and S. Mantl, Solid-State 
Electronics 53, 1126, 2009. 
[2] K. Boucart and M. I. Ionescu, IEEE Transactions on Electron Devices 54, 
4, 2007. 
[3] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, Appl. 
Phys. Lett. 91, 053102, 2007. 
[4] H. W. Kim, J. H. Kim, S. W. Kim, M. Sun, E. Park, and B. Park, Japanese 
Journal of Applied Physics: Regular Papers 53, 06JE12-1, 2014. 





[6] K. Iniewski, S. Voinigescu, J. Atcha, and C. A. Salama, Solid-State 
Electronics 36, 775, 1993. 
[7] S. P. Voinigescuong, K. Iniewski, R. Lisak, C. A. T. Salama, J.-P. NoeL, 
and D. C. Houghton, Solid-State Electronics 37, 1491, 1993. 
[8] F. Lu, S. K. Zhang, Z. M. Jiang, J. Qin, D. Z. Hu, and X. Wang, Journal of 
the Korean Physical Society 24, S73, 1999. 
[9] J.-Y. Wei, S. Maikap, M. H. Lee, C. C. Lee, and C. W. Liu, Solid-State 
Electronics 50, 119, 2006. 
[10] J. Sune, P Olivo, and B. Ricco, IEEE Transactions on Electron Devices 
39, 1732, 1992. 
[11] J. B. Roldan, F. Gamiz, J. A. Lopez-Villanueva, P. Cartujo, and A. 




초    록 
 
SiGe 채널 위의 Si capping layer 는 SiGe 채널과 게이트 절연막 사이의 경
계 특성을 개선하기 위하여 중요하다. 그러므로 Si capping layer 가 포함된 
디바이스는 그것들의 전기적 특성을 이해하기 위하여 반드시 분석되어야 
한다. 이 논문에선 strained Si/SiGe 헤테로 TFET을 빠르고 비파괴적인 방법
으로 분석하기 위하여 전기용량-전압 측정 데이터를 사용하였다. Si/SiGe 헤
테로 TFET 의 C-V 분석 방법은 TCAD 시뮬레이션을 이용하여 개선된다. 
이러한 C-V 분석을 통하여, 소자의 중요한 파라미터인 단층의 두께와 문턱 






주요어 : 터널링 전계효과 트랜지스터 (TFET), 문턱 전압, 실질 수
송자 농도, 전기 용량, Si 피복층, 중심 
Tunnel Field Effect Transistor, Threshold Voltage, Apparent Carrier 
Concentration, Capacitance, Si Capping Layer, Centroid 
학 번: 2014-21725 
